Silicon-based ge/sige optical interconnects

ABSTRACT

SiGe quantum wells where the well material has a lowest conduction band energy minimum at k=0 (the Γ point of the first Brillouin zone) are provided. Quantum well structures that satisfy this condition have “Kane-like” bands at and near k=0 which can provide physical effects useful for various device applications, especially optical modulators. In the Si 1-x Ge x  material system, this condition on the band structure is satisfied for x greater than about 0.7. The quantum well barrier composition may or may not have Kane-like bands. Optical modulators and/or detectors according to the invention are suitable for inclusion in waveguide-based optical interconnects. Such interconnects can be on-chip interconnects or chip to chip interconnects.

CROSS REFERENCE TO RELATED APPLICATIONS

This application claims the benefit of U.S. provisional application 60/718,430, filed on Sep. 19, 2005, entitled “Silicon-based Ge/SiGe Optical Interconnects”, and hereby incorporated by reference in its entirety. This application is also a continuation in part of U.S. application Ser. No. 11/230,285, filed on Sep. 19, 2005. U.S. application Ser. No. 11/230,285 claims the benefit of U.S. provisional application 60/635,093, filed on Dec. 9, 2004.

GOVERNMENT SPONSORSHIP

This invention was made with Government support under grant number W911NF-05-1-0251 (PTA number 194674-601-TBABC) from DARPA/Army Research Office. The Government has certain rights in this invention.

FIELD OF THE INVENTION

This invention relates to semiconductor quantum well structures.

BACKGROUND

Although silicon is the dominant material technology for most electronics applications, there are significant applications for which conventional silicon technology is unsuitable. For example, optoelectronic devices (e.g., sources, modulators and detectors) are typically fabricated in compound semiconductor material systems having more favorable optoelectronic properties than silicon. However, it is difficult to monolithically integrate silicon electronics with compound semiconductor optoelectronic devices, as desired for many applications. Accordingly, various approaches for providing Si-compatible optoelectronic devices have been under development for some time. An article entitled “Silicon-based group IV heterostructures for optoelectronic applications” by Richard A. Soref and published in the Journal of Vacuum Science and Technology, pp 913-918, May/June 1996, provides a review of some of these approaches.

The use of the Si/SiGe/Ge material system is one approach under consideration for Si-compatible optoelectronics. However, the lattice mismatch of about 4% between Si and Ge is a significant complication for epitaxial growth of Ge (or Ge-rich SiGe) on silicon. A conventional approach for managing the lattice mismatch is to grow a buffer layer having a graded composition on a Si substrate, e.g., as considered in U.S. Pat. No. 6,784,466. The buffer layer composition is increasingly Ge rich as the distance from the substrate increases. In this manner, the strain introduced by the lattice mismatch can be accommodated in the buffer layer. However, this fabrication approach is disadvantageous, because the graded buffer layer may need to be relatively thick (e.g., 5-10 microns or so) which is costly, and because the resulting device chips are often mechanically fragile. It also results in a surface that is too rough for the growth of uniform, thin Ge or Ge-rich SiGe layers on thick graded buffer layers. This is commonly overcome by performing a chemical-mechanical polish (CMP) before growth of the desired epitaxial device structures. Such CMP processes further add to the cost and also expose the surface to contamination and further difficulties and limitations from regrowth on this once exposed interface. A further disadvantage of this thick graded buffer layer approach arises from the coefficient of thermal expansion (CTE) mismatch between Ge (5.90×10⁻⁶ K⁻¹) and Si (2.57×10⁻⁶ K⁻¹). This CTE mismatch can lead to defect formation and/or to breaking or cracking of a wafer including a thick buffer layer as temperature is varied during post-growth processing.

Management of lattice mismatch strain is particularly relevant for fabrication of quantum wells, which are often used in various optoelectronic devices. A quantum well includes a thin semiconductor well layer sandwiched between two semiconductor barrier layers. The well layer thickness is typically less than about 10 nm, and the energy bandgap of the well layer is less than the energy bandgap of the barrier layers. Further, the effective bandgap and optical properties of this well layer are dependent upon the layer thickness, hence, uniformity on a scale around 1 nm or better is extremely critical. Quantum wells in the SiGe material system are considered in U.S. Pat. No. 6,784,466 (referenced above), U.S. Pat. No. 5,886,361 and in US 2005/0141801. However, as indicated in U.S. Pat. No. 5,886,361 and US 2005/0141801, SiGe quantum wells tend to have poor electron confinement, since most of the quantum well bandgap discontinuity is in the valence band. The device of U.S. Pat. No. 5,886,361 does not require electron confinement in the quantum wells, and doping with electron donors is considered in US 2005/0141801 to improve electron confinement.

Accordingly, it would be an advance in the art to provide SiGe quantum wells having improved optical properties, especially when undoped. It would be a further advance in the art to provide such quantum wells on a Si substrate without the use of a graded buffer layer for lattice mismatch.

SUMMARY

The present invention provides SiGe quantum wells where the well material has a conduction band energy local minimum at k=0 (the Γ point of the first Brillouin zone). Quantum well structures that satisfy this condition have “Kane-like” bands at and near k=0 which can provide physical effects useful for various device applications, especially optical modulators. In the Si_(1-x)Ge_(x) material system, this condition on the band structure is satisfied for x greater than about 0.7. The quantum well barrier composition may or may not have Kane-like bands. A preferred method of providing such quantum well structures on a substrate (e.g., a silicon substrate) is to grow a first Ge-rich SiGe buffer layer on the substrate, and then anneal the resulting layered structure. In many cases it is further preferred to grow a second Ge-rich SiGe buffer layer on top of the first buffer layer and anneal the resulting layered structure.

Quantum well structures of the invention are broadly applicable to electronic, optoelectronic and spintronic devices. Application of the invention to optical modulators is especially promising.

Optical modulators and/or detectors according to the invention are suitable for inclusion in waveguide-based optical interconnects. Such interconnects can be on-chip interconnects or chip to chip interconnects.

BRIEF DESCRIPTION OF THE DRAWINGS

FIGS. 1 a-c show schematic E-k band diagrams for several kinds of semiconductor materials.

FIG. 2 shows an energy-position band diagram of a quantum well structure according to an embodiment of the invention.

FIG. 3 shows a multiple quantum well structure according to an embodiment of the invention.

FIG. 4 is a transmission electron microscope (TEM) photograph of annealed SiGe buffer layers according to an embodiment of the invention.

FIG. 5 is a TEM photograph of SiGe quantum wells according to an embodiment of the invention.

FIG. 6 shows experimental results from a quantum well sample according to an embodiment of the invention.

FIG. 7 shows a waveguide optical modulator according to an embodiment of the invention.

FIG. 8 shows an angled-facet optical modulator according to an embodiment of the invention.

FIG. 9 shows an evanescent-wave coupled optical modulator according to an embodiment of the invention.

FIG. 10 shows a top-illuminated reflection optical modulator according to an embodiment of the invention.

FIG. 11 shows a top-illuminated reflection optical modulator having vertically interdigitated electrodes according to an embodiment of the invention.

FIG. 12 a shows a top view of an optical interconnect according to an embodiment of the invention.

FIG. 12 b shows a side view of the embodiment of FIG. 12 a.

FIG. 13 shows a side view of an optical interconnect according to an embodiment of the invention having a low-index substrate.

FIG. 14 shows a side view of an optical interconnect according to an embodiment of the invention having a top cladding layer deposited on a planarized waveguide core.

DETAILED DESCRIPTION

In order to appreciate the invention, it is best to consider several typical semiconductor E-k (energy-momentum) band diagrams. FIG. 1 a shows the band structure of a typical direct-gap semiconductor (e.g., GaAs). Heavy hole band 102 and light hole band 104 both have maxima at k=0. The lowest energy conduction band 120 has a local minimum 106 at k=0 and a local minimum 108 at nonzero k. Since local minimum 106 is at a lower energy than local minimum 108, the bandgap is direct.

FIG. 1 b shows the band structure of certain indirect-gap semiconductors (e.g., Ge). Heavy hole band 102 and light hole band 104 both have maxima at k=0. The lowest energy conduction band 120 has a local minimum 106 at k=0 and a local minimum 108 at nonzero k. Since local minimum 108 is at a lower energy than local minimum 106, the bandgap is indirect.

FIG. 1 c shows the band structure of certain other indirect-gap semiconductors (e.g., Si). Heavy hole band 102 and light hole band 104 both have maxima at k=0. The lowest energy conduction band 120 has a local minimum 108 at nonzero k, but does not have a local minimum at k=0. Instead, there is a local maximum 110 at k=0. Since local minimum 108 is the lowest energy point in conduction band 120, the bandgap is also indirect. FIGS. 1 a-c are schematic, and irrelevant band structure features (e.g. other energy bands) are omitted for clarity. Similarly, details of the locations of indirect conduction band minima in k-space are irrelevant.

A key discovery of the present invention is that indirect bandgap materials of the kind shown in FIG. 1 b can have favorable optical properties compared to indirect bandgap materials of the kind shown in FIG. 1 c. From this point of view, it is inaccurate to attribute the poor optoelectronic properties of silicon to its indirect bandgap. Instead, it is more accurate to attribute the poor properties of silicon to its band structure (FIG. 1 c). Semiconductors having a conduction band minimum at k=0 and valence band maxima at k=0 are regarded as having Kane-like bands. Using this terminology, FIGS. 1 a-b have Kane-like bands, while FIG. 1 c does not have Kane-like bands. Thus, a key aspect of the invention is the use of indirect bandgap materials having Kane-like bands for optoelectronic devices, especially quantum wells.

The reason the shape of the conduction band at k=0 is critical is that optical transitions on an E-k band diagram are vertical (to a good approximation). Since the highest energy occupied state in the valence band is nearly always at or near k=0, inter-band optical absorption is strongly affected by the band structure at and near k=0. However, it is still possible for the presence of lower energy conduction band minima at non-zero k to spoil the optical performance of a material having Kane-like bands. For example, an optical modulator that is based on free carrier absorption by electrons in a quantum well will require good confinement of electrons to the quantum well. As indicated above, electron confinement in SiGe quantum wells (which is determined by the indirect bandgap) tends to be poor. Another possible mechanism for degraded optical performance in indirect Kane-like materials is electron scattering from the k=0 conduction band minimum to lower energy conduction band minima having non-zero k. Depending on the scattering rate, this effect can degrade or even eliminate physical effects associated with the k=0 band structure.

A second key discovery of the present invention is that the SiGe/Ge material system is a suitable material system for practicing the invention. More specifically, as discussed later, experimental evidence has been obtained showing clear evidence of physical effects from the k=0 band structure of Ge quantum wells that can be exploited for device applications. As indicated above, Ge is Kane-like, Si is not Kane-like, and we have found that Si_(1-x)Ge_(x) is Kane-like for x greater than about 0.7. Thus the invention relates to Ge quantum wells and to Si_(1-x)Ge_(x) quantum wells having x greater than about 0.7.

FIG. 2 shows an energy-position band diagram for a quantum well structure according to an embodiment of the invention. A well layer 208 is sandwiched between two barrier layers 210. Well layer 208 is a Si_(1-x)Ge_(x) layer having x greater than about 0.7, so that it has Kane-like bands. Barrier layers 210 are preferably Si_(1-x)Ge_(x) layers having x between about 0.4 and 0.95. Barrier layers 210 can have either the same composition or different compositions. Barrier layers 210 can have Kane-like bands, although this is not necessary. In some cases it is preferred for the barriers to not have Kane-like bands, since device saturation by electrons accumulating in the barriers may thereby be reduced.

Valence band 202 shows that the quantum well acts to confine holes. Indirect conduction band 206 shows that the quantum well acts to confine electrons, although this confinement is relatively weak. Direct conduction band 204 shows a much more pronounced conduction band discontinuity than the indirect conduction band 206. More precisely, the quantum well energy is the difference in direct bandgap (i.e., k=0 energy gap) between the barrier layers and the well layer. The direct conduction band discontinuity of the structure is about 30% to about 80% of the quantum well energy.

FIG. 2 shows what is known as Type-I band line up, where the valence band maximum and the direct conduction band minimum of the quantum well structure as a function of position are both located in the quantum well layer. Type-I band line up is the most favorable kind of quantum well band line-up for optoelectronic device applications. The presence of Type-I band line-up in the SiGe/Ge material system is a further reason to expect favorable optoelectronic device results in the SiGe/Ge material system. Type I band line up can be inferred in the SiGe/Ge material system by noting that substantial evidence shows that Ge quantum wells do confine holes (i.e., the valence band is type I), and noting that the direct energy gap is a rapidly increasing function of Si concentration in the SiGe system. Thus the expected band structure is as shown on FIG. 2 (i.e., Type I).

Various physical effects can be exploited to provide optoelectronic devices. In the present invention, preferred physical mechanisms do not rely on electron confinement in the quantum well, since such confinement is weak in the SiGe material system. Instead, preferred physical effects relate to electric field induced shifts in the direct absorption edge of the quantum well structure such as the Quantum Confined Stark Effect (QCSE), the Wannier-Stark effect, and the Franz-Keldysh effect. These effects can provide both electro-absorption (i.e., a field-dependent absorption) and electro-refraction (i.e., a field-dependent refractive index). Devices can be based on one or several of these effects. Typically, devices based on such effects are fabricated as P-I-N diodes with the quantum wells in the I region (i.e., the quantum wells are not intentionally doped).

FIG. 3 shows an exemplary optoelectronic device structure according to an embodiment of the invention. A substrate 302 has first and second SiGe buffer layers 304 and 306 grown on it respectively. Substrate 302 is preferably a silicon substrate, although it can also be a substrate suitable for silicon on insulator (SOI) or SiGe on insulator (SGOI) growth. On top of buffer layer 306 an active region including an undoped SiGe region 310, a SiGe first contact layer 308 and a SiGe second contact layer 314 is grown. First and second contact layers 308 and 314 have opposite doping such that one of the two layers is P-type and the other is N-type. Undoped region 310 includes one or more quantum wells 312, where each of quantum wells 312 is as described in connection with FIG. 2. The resulting device structure is a SiGe P-I-N diode having SiGe quantum wells in the I region. This is a preferred device geometry for applying a variable electric field to the quantum wells, since varying a reverse bias on the diode changes the electric field at the quantum wells.

Buffer layers 304 and 306 provide a preferred approach for dealing with the lattice mismatch between Si and SiGe (or Ge) and with surface roughness of the buffer layer. Buffer layer 304 is preferably a Ge-rich SiGe buffer layer having a thickness of about 250-500 nm and a surface roughness of about 1 nm or better deposited on substrate 302 by chemical vapor deposition at a growth temperature of about 300° C. to about 700° C. After the growth of buffer layer 304, the layered structure including substrate 302 and layer 304 is annealed at a temperature of about 550° C. to about 930° C., preferably for about 30-60 minutes.

After this annealing, it is preferred, although not required, to deposit a second Ge-rich SiGe buffer layer 306 also having a thickness of about 250-500 nm on layer 304 by chemical vapor deposition at a growth temperature of about 300° C. to about 700° C. After the growth of buffer layer 306, the layered structure including substrate 302 and layers 304 and 306 is preferably annealed at a temperature of about 550° C. to about 930° C., preferably for about 10-30 minutes.

The compositions of buffer layers 304 and 306 are preferably selected such that device layers 308, 310, 312 and 314 as a whole are lattice matched to the device substrate provided by substrate 302 and buffer layers 304 and 306. Techniques for such strain compensation (or strain balancing) are known in the art. For example, if the device layers include Ge quantum wells and Si_(0.2)Ge_(0.8) barriers having equal total well and barrier thickness, then the buffer layer composition should be Si_(0.1)Ge_(0.9) to compensate the strain.

We have found that this growth method provides a device substrate including substrate 302 and layers 304 and 306 that is suitable for the further growth of device-quality SiGe material. In particular, the lattice constant at the top of layer 306 is close to that of the following SiGe device layers, and layer 306 is relaxed and has low defect density. Since buffer layers 304 and 306 are relatively thin compared to conventional graded composition buffer layers, the effect of CTE mismatch is advantageously reduced. The invention can also be practiced by growing a thick buffer layer having a graded SiGe composition in order to accommodate the lattice mismatch, but this approach is not preferred.

FIG. 4 is a transmission electron microscope (TEM) photograph of annealed SiGe buffer layers grown on silicon according to an embodiment of the invention. Substrate 402 and buffer layers 404 and 406 on FIG. 4 correspond to substrate 302 and buffer layers 304 and 306 on FIG. 3. Buffer layers 404 and 406 are 300 nm thick layers of Si_(0.05)Ge_(0.95). No threading dislocations are seen in the top buffer layer 406 in this TEM image.

FIG. 5 is a TEM photograph of SiGe quantum wells grown on a device substrate similar to that of FIG. 4, except that the buffer Ge concentration here is 90%, according to an embodiment of the invention. In the example of FIG. 5, the quantum well composition is pure Ge, and the barrier composition is Si_(0.15)—Ge_(0.85). The well and barrier thicknesses are 10 nm and 16 nm respectively. The result of FIG. 5 demonstrates growth of a high-quality SiGe heterostructure on a silicon substrate.

FIG. 6 shows experimental results from a quantum well sample according to an embodiment of the invention. The results of FIG. 6 are obtained from a SiGe P-I-N diode grown on a Si substrate having 10 Ge quantum wells in the I region. The quantum wells have a thickness of 10 nm. The barriers are 16 nm layers of Si_(0.15)—Ge_(0.85). This sample was grown on a device substrate having two 250 nm Si_(0.1)—Ge_(0.9) buffer layers. As the reverse bias applied to the diode increases from 0 V to 4 V, a strong shift of the optical absorption edge toward longer wavelengths is observed, consistent with the Quantum Confined Stark Effect (QCSE). The results of FIG. 6 clearly demonstrate that even though Ge is an indirect bandgap material, it can exhibit physical effects (e.g. the QCSE) which are useful for optoelectronic devices and which are commonly thought to require direct gap materials. As indicated above, this behavior is attributed to the Kane-like bands of Ge.

The QCSE observed on FIG. 6 can readily be exploited for device applications. For example, consider an optical modulator operating at 1440 nm and including the quantum wells of FIG. 6 in its active region. The optical absorption provided by such a device will have a strong dependence on the applied bias voltage.

Quantum wells according to the invention can be used in electronic, optoelectronic, optical or spintronic devices. The invention is especially applicable to optical modulators, since optical modulators often require sophisticated device structures such as quantum wells, but typically do not require extremely low defect density. Optical modulators tend to be more tolerant of material defects than optical sources (e.g., lasers) because optical modulators are typically not high-current devices.

Various geometrical configurations for optical modulators are known, having different optical coupling geometries and/or different electric field biasing geometries. The invention is applicable to any optical modulator geometrical configuration, since the active region of any such modulator can include Ge or SiGe quantum wells as described above. FIGS. 7-11 show some exemplary optical modulator configurations. In each case, the quantum wells are present in the I region of a P-I-N diode, and the examples differ in geometric detail.

FIG. 7 shows a waveguide optical modulator according to an embodiment of the invention. In this example, an intrinsic region 708 includes one or more Ge or SiGe quantum wells 706 as described above. Intrinsic region 708 is sandwiched between P-region 704 and N-region 702 to form a P-I-N diode. Alternatively, region 704 can be N-type and region 702 can be P-type. The P-I-N diode in this example is configured as an optical waveguide (e.g., region 708 has a higher refractive index than the surrounding material), such that light propagates along the axis of the waveguide and in the plane of quantum well (or wells) 706. Light can be coupled to and from the optical waveguide by various known methods (e.g., lensed fiber coupling, lens coupling, etc.). The waveguide approach provides a long interaction length and efficient overlap between the quantum wells and waveguide mode. However, coupling light to a waveguide can present practical difficulties. The example of FIG. 7 shows a vertical P-I-N diode. A lateral P-I-N diode can also be used in a waveguide configuration, although it is not preferred.

FIG. 8 shows an angled-facet optical modulator according to an embodiment of the invention. In this approach, region 806 is an I region including Ge or SiGe quantum wells (not shown) as described above. Regions 808 and 810 are P-type and N-type (or N-type and P-type) regions respectively of a P-I-N diode. A coupling structure, preferably made of silicon which is transparent at the operating wavelengths of SiGe or Ge quantum wells, is positioned adjacent to the P-I-N diode such that a light path 812 is provided through the P-I-N diode by reflection from angled faces 804. Angled faces 804 are preferably formed by V-groove etching, which can be performed with high precision in silicon. In this case, the light propagates at an angle with respect to the quantum well plane that is other than 0 or 90 degrees. This approach provides easier input and output coupling than a waveguide modulator, but the overlap between the light beam and the quantum wells is typically not as high as in the waveguide configuration.

FIG. 9 shows an evanescent-wave coupled optical modulator according to an embodiment of the invention. In this example, a P-I-N active region 906 including Ge or SiGe quantum wells (not shown) as described above is disposed next to a mirror region 904 which is on a substrate 902. Mirror region 904 can be a metallic reflective layer, but is preferably a multi-layer distributed Bragg reflector (DBR). Optical coupling to active region 906 is evanescent coupling from a side polished fiber 908 embedded in a fiber block 910. In this configuration, active region 906 and mirror region 904 preferably act as an anti-resonant optical waveguide (ARROW waveguide) having active region 906 in its core, such that a leaky mode of the ARROW waveguide resonantly couples to the evanescent fiber mode to improve coupling efficiency. This approach also provides easier input and output coupling than a waveguide modulator, but the overlap between the light beam and the quantum wells is typically not as high as in the waveguide configuration.

FIG. 10 shows a top-illuminated reflection optical modulator according to an embodiment of the invention. In this example, a reflective region 1004 is disposed on top of a substrate 1002. Reflective region 1004 can be a metallic reflective layer or it can be a multi-layer DBR. A bottom electrode layer 1006 and a top electrode layer 1012 are N-type and P-type (or P-type and N-type) SiGe layers respectively. Intrinsic region 1010 is a SiGe region including one or more Ge or SiGe quantum wells as described above. A top electrode 1014 makes electrical contact to top electrode layer 1012, and a bottom electrode (not shown) makes electrical contact to bottom electrode layer 1006. Light modulated by this device follows beam path 1016. The angle between input and output optical beam paths on FIG. 10 is exaggerated for clarity. In fact, this angle is often zero, and in such cases input and output light can be separated by an optical beamsplitter. Thus light propagates perpendicular to the plane of the quantum well in this kind of modulator.

Transmissive devices similar to the device of FIG. 10, except that reflective region 1004 is omitted, can also be considered. Devices where the light propagates perpendicular to the plane of the quantum wells are referred to as “surface-normal” devices, which include both reflective and transmissive devices as described above. Input and output coupling tends to be relatively simple for surface-normal modulators, but the interaction length tends to be significantly lower for surface-normal modulators than in the waveguide approach of FIG. 7 or in the “side-coupling” approaches of FIGS. 8 and 9.

Because of this decreased interaction length, surface-normal modulators tend to require a significantly larger number of quantum wells in the active region in order to provide a desired level of modulation performance than waveguide or “side-coupled” modulators. Foe example, 20-70 quantum wells may be needed in a surface-normal modulator, while a waveguide modulator may need only 1-3 quantum wells. Having a large number of quantum wells in the active region can present two difficulties. The first difficulty is that the thicker a structure is, the more carefully strain due to lattice constant mismatch has to be considered. As indicated above, strain compensation techniques are known for addressing this issue. Also as indicated above, modulators tend to be relatively tolerant of material defects. For example, dislocations which would undesirably increase dark current in a detector would have comparatively little impact on a modulator, since dark current is not a critical modulator parameter.

The second difficulty is that having a thick I-region with many quantum wells in it increases the reverse voltage required to provide a given electric field to the quantum wells. QCSE modulators having a small number (e.g., 1-3) of quantum wells can have operating voltages that are consistent with CMOS operating voltages (e.g., ˜1 V or less). However, QCSE modulators having a large number of quantum wells in series in an I region can have operating voltages significantly higher than readily available in CMOS circuitry.

This problem of excessive operating voltage is addressed by the configuration of FIG. 11, which has vertically interdigitated electrodes. Here a reflective region 1104 is disposed on a substrate 1102. Reflective region 1104 can be a metallic reflective layer or it can be a multi-layer DBR. A first electrode 1106 and a second electrode 1108 are oppositely doped (i.e., 1106 is P-type and 1108 is N-type, or vice versa). Electrodes 1106 and 1108 are vertically interdigitated, as shown on FIG. 11, such that two or more undoped regions 1112, 1114, 1116 are between the “fingers” of electrodes 1106 and 1108. The example of FIG. 11 shows three such undoped regions, but the invention can be practiced with any number of electrode fingers and undoped regions. Each undoped region includes one or more (preferably about 1-3) SiGe or Ge quantum wells as described above. Light follows optical path 1110 on FIG. 11. The angle between input and output light paths of FIG. 11 is exaggerated for clarity in the same way as described in connection with FIG. 10.

The arrangement of FIG. 11 provides electrical bias to the several undoped regions in parallel, thereby reducing the applied voltage required to provide a given electric field to the quantum wells. This arrangement can provide a reflective modulator having CMOS-compatible operating voltages.

The preceding examples are representative, and are not an exhaustive description of modulator configurations. The invention is also applicable to many other modulator configurations, such as amplitude and/or phase modulators, reflective and/or transmissive modulators, and modulators with and without a resonant cavity. This invention is also applicable to optoelectronic devices other than modulators (e.g., sources and detectors), and to electronic and spintronic devices.

Optical modulators and/or detectors according to the invention can be included in optical links or interconnects by monolithic integration of active and passive group-IV optical components on silicon. Such interconnects can be on-chip or chip to chip interconnects, and have applications including clock distribution and high level signaling.

FIG. 12 a shows a top view of an optical interconnect according to an embodiment of the invention. An optical modulator 1204 and an optical detector 1206 are disposed on a common device substrate 1202. Optical radiation 1210 is emitted from source 1212 and is guided by waveguide 1208. Preferably waveguide 1208 has a SiGe core surrounded by lower index cladding (e.g., air, oxide, Si) Alternatively, waveguide 1208 can have a silicon core surrounded by oxide (e.g., if substrate 1202 is a silicon on insulator substrate). At least one of modulator 1204 and detector 1206 includes one or more SiGe quantum wells according to an embodiment of the invention (e.g., as described in connection with FIG. 3). Typically, only modulator 1204 includes these SiGe quantum wells, and in such cases detector 1206 can be any conventional detector. However, in an alternative embodiment of the invention, a conventional modulator 1204 is employed in combination with a detector 1206 including SiGe quantum wells as described above. In another alternative embodiment of the invention, both modulator 1204 and detector 1206 include SiGe quantum wells as described above.

The example of FIG. 12 a can be regarded as an integrated electro-optic circuit having one or more electro-optic semiconductor devices (i.e., modulator 1204 and/or detector 1206) optically coupled to a waveguide (i.e., waveguide 1208), where the waveguide and electro-optic devices are integrated on the same device substrate (substrate 1202). The nature and location of optical source 1212 are not critical in practicing the invention. Any kind of optical source can be employed, and the source can be disposed on device substrate 1202 (as shown) or not disposed on device substrate (i.e., off-chip).

It is important to provide efficient waveguiding and low coupling loss between the waveguide and the electro-optic devices. Accordingly, it is preferred for the electro-optic devices to be waveguide devices (e.g., a waveguide modulator) including a device waveguide coupled to waveguide 1208. In general terms, a waveguide has a high index core surrounded by a low index cladding. Various waveguide configurations are suitable for use with the invention. It is convenient to consider lateral confinement separately from vertical confinement. Lateral confinement can be provided by patterning a stripe and removing material (e.g., by etching) outside the stripe, as is well known in the art.

FIG. 12 b shows a side view of the embodiment of FIG. 12 a. In this embodiment, device substrate 1202 is silicon, and waveguide 1208 is a SiGe layer. SiGe is a preferred material for the waveguide core. The SiGe waveguide core can be made to have a similar refractive index as the SiGe electro-optic device active regions, thereby reducing coupling loss due to Fresnel reflection. Preferably, the waveguide core composition is selected to provide negligible waveguide propagation loss at operating wavelengths of the active SiGe device. As a result, the SiGe core refractive index is typically slightly less than the active region refractive index in preferred embodiments. SiGe is also a convenient waveguide core material for integration with SiGe electro-optic devices, since the waveguides and active devices are fabricated in the same material system. However, waveguide 1208 can have any kind of waveguide structure, and can include any materials suitable for fabricating waveguides (e.g., silicon oxide, silicon nitride, and organic materials).

The silicon substrate 1202 and the air surrounding waveguide 1208 provide its cladding, since both air and Si have a lower refractive index than SiGe. Optionally, a top cladding layer (not shown) can be conformally deposited on top of the SiGe stripe 1208. If present, such a top cladding is preferably oxide. Alternatively, deposition of the top cladding can be performed prior to lateral patterning, and then lateral patterning can be performed to provide a rib or ridge waveguide, as known in the art.

In the example of FIG. 12 b, SiGe waveguide 1208 is conformally deposited on a non-planar structure where modulator 1204 and detector 1206 are configured as mesas on substrate 1202. These mesas can have vertical or near-vertical sidewalls. Methods for providing such mesas and conformal deposition are well known in the art. Accordingly, waveguide 1208 makes relatively sharp bends at the edges of the device mesas. Light propagating along waveguide 1208 tends not to follow such sharp bends, and instead passes into or through the device mesas, as shown on FIG. 12 b. Such optical coupling is facilitated by the relatively close index match between the SiGe waveguide core and the SiGe device active region. Light emitted from an electro-optic device (e.g., light emitted from modulator 1204) can be coupled back into waveguide 1208 through a waveguide bend in the same manner, as shown.

FIG. 13 shows a side view of an optical interconnect according to an embodiment of the invention having a low-index substrate. In this embodiment, a relatively high index layer 1302 is disposed on top of a relatively low index substrate 1304. Such a configuration is typical of a silicon on insulator (SOI) or SiGe on insulator (SGOI) substrate. Modulator 1204 and detector 1206 can be deposited on layer 1302 as described above. Here layer 1302 acts as a waveguide core, and coupling to devices 1204 and 1206 is provided by overlap of the waveguide mode with device active regions. Such coupling can be regarded as evanescent coupling, since an evanescent “tail” of the waveguide mode will extend into regions immediately adjacent to the waveguide core (including devices 1204 and 1206). An optional capping layer 1306 can be employed. Capping layer 1306 can be a low index layer to provide vertical optical confinement to waveguide 1302, or it can have a higher index than layer 1304 and be patterned into a strip to improve lateral confinement via rib or ridge waveguiding.

FIG. 14 shows a side view of an optical interconnect according to an embodiment of the invention having a top cladding layer deposited on a planarized waveguide core. To fabricate such a structure, the structure of FIG. 12 b can be planarized (e.g., by chemical mechanical polishing) after conformal deposition of waveguide core 1208. Such planarization can substantially remove waveguide core 1208 from the tops of the mesa structures. A similar planarized structure can be obtained by patterning holes in layer 1302 of the SOI (or SGOI) substrate of FIG. 13 and selectively growing devices in the resulting openings formed in waveguide layer 1302. In either case, a top cladding material 1402 can then be deposited on the structure. This top cladding can act as a cladding layer for waveguide 1208 and as a cladding for devices such as modulator 1204 and detector 1206. In this embodiment, coupling from waveguide 1208 to devices 1204 and 1206 is provided by disposing an endface of waveguide 1208 in proximity to an optical input or output of the device, as opposed to the waveguide bend coupling of FIG. 12 b.

The optical interconnect of these examples can be regarded as an optical link including an optical transmit module, an optical receive module and an optical transmission medium all integrated onto the same substrate. Integrated electro-optic circuits according to the invention can also be employed as parts of an optical link. For example, an optical transmit module can include an optical source and an integrated electro-optic circuit (e.g., a modulator) having SiGe quantum wells as described above. The source for such a transmit module can be integrated with the electro-optic circuit (on-chip source) or it can be remotely disposed from the electro-optic circuit (off-chip source). Similarly, an optical receive module can include an integrated electro-optic circuit according to the invention (e.g., a detector) having SiGe quantum wells as described above.

Optical links according to the invention can be integrated (either monolithically or with hybrid integration), or not integrated. Although the above examples show a simple point to point link, the invention can be practiced with any number of modulators and detectors, having any arrangement of interconnections there between. For example, any number of modulators can be disposed sequentially along the same waveguide.

Optical interconnects as described above provide several advantages. Since the waveguides and interconnects are formed by an additional deposition or re-growth step, fabrication is relatively simple, can be made CMOS compatible and is suitable for commercialization. A single set of processing steps, in combination with appropriate mask design, can be used to fabricate discrete lateral optical modulators and photodetectors integrated with optical waveguide to provide optical interconnects. 

1. An integrated electro-optic circuit comprising: one or more electro-optic semiconductor devices, each of the electro-optic semiconductor devices having an active region including one or more semiconductor quantum well structures, each of the semiconductor quantum well structures comprising: a well layer having a composition Si_(1-x)Ge_(x), wherein x is greater than about 0.7 and is selected such that an energy-momentum relation E_(w)(k) of the lowest energy conduction band of the well layer at k=0 has a local minimum at k=0; a first barrier layer having a composition Si_(1-y)Ge_(y) and disposed on a first side of the well layer, wherein y<x; and a second barrier layer having a composition Si_(1-z)Ge_(z) and disposed on a second side of the well layer opposite the first side, wherein z<x; one or more optical waveguides optically coupled to one or more of the electro-optic semiconductor devices; and a device substrate, wherein the optical waveguides and the electro-optic semiconductor devices are integrated on the device substrate; wherein, for each of the electro-optic semiconductor devices, an electric field responsive to an input to the electro-optic device is present in the active region of the electro-optic semiconductor device; whereby, for each of the electro-optic semiconductor devices, an optical response of the electro-optic semiconductor device is altered by the input.
 2. The integrated electro-optic circuit of claim 1, wherein at least one of said electro-optic semiconductor devices further comprises a device optical waveguide including said active region and optically coupled to at least one of said one or more optical waveguides.
 3. The integrated electro-optic circuit of claim 1, wherein said optical coupling of at least one of said optical waveguides is provided by disposing an endface of the at least one of said optical waveguides in proximity to an optical input or output of at least one of said electro-optic semiconductor devices.
 4. The integrated electro-optic circuit of claim 1, wherein said optical coupling of at least one of said optical waveguides is provided by disposing a waveguide bend of the at least one of said optical waveguides in proximity to an optical input or output of at least one of said electro-optic semiconductor devices.
 5. The integrated electro-optic circuit of claim 1, wherein said optical coupling of at least one of said optical waveguides is evanescent coupling.
 6. An optical transmit module comprising: an optical source; and an integrated electro-optic circuit according to claim
 1. 7. The optical transmit module of claim 6, wherein said optical source is disposed on said device substrate of said integrated electro-optic circuit.
 8. The optical transmit module of claim 6, wherein said optical source is not disposed on said device substrate of said integrated electro-optic circuit.
 9. An optical receive module comprising an integrated electro-optic circuit according to claim
 1. 10. An optical link comprising an optical transmit module coupled to an optical receive module by an optical transmission medium, wherein at least one of the transmit module and the receive module includes an integrated electro-optic circuit according to claim
 1. 11. The optical link of claim 10, wherein said transmit module and said receive module are both disposed on said device substrate.
 12. The optical link of claim 10, wherein said transmit module includes said integrated electro-optic circuit and wherein said receive module is not disposed on said device substrate.
 13. The optical link of claim 10, wherein said receive module includes said integrated electro-optic circuit and wherein said transmit module is not disposed on said device substrate.
 14. (canceled)
 15. The integrated electro-optic circuit of claim 1, wherein y and z are each between about 0.4 and about 0.95 in at least one of said one or more electro-optic semiconductor devices.
 16. The integrated electro-optic circuit of claim 1, wherein the well layer and the first and second barrier layers are not intentionally doped in at least one of said one or more electro-optic semiconductor devices.
 17. The integrated electro-optic circuit of claim 1, wherein a physical mechanism relating the optical response to the electric field, in at least one of said one or more electro-optic semiconductor devices, is selected from the group consisting of: quantum confined Stark effect, Wannier-Stark effect, Franz-Keldysh effect, electro-absorption, electro-refraction, and combinations thereof.
 18. The integrated electro-optic circuit of claim 1, wherein the active region, in each of said one or more electro-optic semiconductor devices, has an average strain selected to provide an exact or approximate lattice match to said device substrate.
 19. The integrated electro-optic circuit of claim 18, wherein said device substrate includes an annealed Ge-rich SiGe buffer layer deposited on a Si substrate.
 20. The integrated electro-optic circuit of claim 1, wherein the optical response is a reflectivity, transmissivity, or combination thereof in at least one of said one or more electro-optic semiconductor devices.
 21. The integrated electro-optic circuit of claim 1, wherein the optical response is an amplitude response, a phase response, or combination thereof in at least one of said one or more electro-optic semiconductor devices. 